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ABSTRACT: 7 
The Scalable Readout System (SRS) was defined by the CERN RD51 Collaboration as a multi-8 
channel, scalable readout platform for a wide range of front ends. In 2014, SRS was ported to 9 
the ATCA (Advanced Telecommunications Computing Architecture) standard. 10 
NEXT is an underground experiment aimed at searching for neutrinoless double-beta decay. 11 
NEXT-DEMO, a small-scale demonstrator, was read-out using SRS. NEXT has adopted SRS-12 
ATCA for its first stage, called NEXT-NEW. Our presentation will describe the readout, DAQ 13 
and trigger for NEXT-NEW based on SRS-ATCA. This is, to our knowledge, the first 14 
experiment operating entirely on SRS-ATCA. 15 
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1. Introduction 29 
1.1 ATCA in high-energy and nuclear physics 30 
ATCA (Advanced Telecom Computing Architecture) is a PICMG 3.x standard that provides a 31 
reliable and scalable switched-based architecture to build data acquisition (DAQ) and trigger 32 
systems. It allows large-enough modules (7.25 U x 230 mm), adequate power consumption 33 
(cooling is designed for at least 200 W per module) and large interconnection bandwidth (the 34 
majority of recent implementations use 10 Gb/s channels, each consisting of four differential 35 
pairs) for today’s high-energy and nuclear physics experiments. A brief discussion of the ATCA 36 
standard and its potential application to real-time systems is presented in [1]. More specifically, 37 
its suitability for the LHC DAQ upgrade was pointed out in [2].  38 
Most ATCA implementations define FPGA-based processing carrier boards that accept I/O 39 
from several mezzanine boards in the front panel. These contain transceivers, frequently FPGAs 40 
and fast memories in some cases. Additionally, each carrier module can have an optional rear 41 
transition module (RTM) to provide additional I/O from the rear of the chassis. Boards are 42 
interconnected via high-speed serial backplanes implementing either a star topology (one slot in 43 
the chassis acts as a switch and each of the other modules provides a 4-pair channel to it), or 44 
more frequently, a full mesh (all slots provide one channel to every other slot). Neighbouring 45 
modules have dedicated interconnection channels in the backplane.  46 
Among other features, ATCA chassis provide clocking, shelf management, hot swap 47 
capabilities and optional redundant cooling and power supplies. ATCA modules communicate 48 
with the shelf manager using the Intelligent Platform Management Interface (IPMI). This is 49 
known to be complex to implement, posing a non-negligible overhead and usually requiring a 50 
dedicated microcontroller. 51 
Two representative examples of the current trend are described below. The first example is 52 
the Computing Node for the Belle II pixel detector DAQ and data reduction system [3]. In one 53 
of the two board versions, an ATCA carrier module accommodates 4 AMC mezzanines, each 54 
housing an FPGA, DDR2 memory, two SFP optical links (input data flow) and a Gbit Ethernet 55 
connector (output data flow). The carrier board provides a full-mesh interconnection (using ≤ 56 
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6.5 Gb/s transceivers) between the four FPGAs in the mezzanines and a fifth FPGA in the 57 
carrier board, the latter being responsible to communicate with a full-mesh backplane in the 58 
ATCA chassis. 59 
The second example is the Pulsar II ATCA carrier board [4] developed for the ATLAS 60 
Fast Tracker Data Formatter system, a trigger application. The full-mesh connectivity in the 61 
ATCA backplane is used to transfer time multiplexed event data from input boards to multiple 62 
track processing engines. The carrier board accommodates four mezzanine cards and two 63 
processing FPGAs (only one in the later Pulsar IIb revision), each with a dedicated DDR3 64 
memory. The FPGAs directly interface the backplane using its embedded 10 Gb/s transceivers 65 
instead of a dedicated switch IC, thus allowing custom efficient protocols (this solution is also 66 
found in [3]). A RTM provides expanded I/O via 14 pluggable QSFP+ and SFP+ transceivers 67 
for an aggregate bandwidth of 380 Gbps. 68 
In both cases, as in many others, multi-gigabit full-mesh connectivity was key to the 69 
choice of ATCA as DAQ/trigger architecture. 70 
1.2 The Scalable Readout System (SRS) 71 
The Scalable Readout System (SRS) is an IP co-owned by CERN, Universitat Politècnica de 72 
València and IFIN-HH Bucharest. It was defined by the CERN RD51 Collaboration [5-6] as a 73 
scalable, multi-channel readout platform intended for small set-ups and medium-scale 74 
experiments. It was first conceived in 2009 with micro-pattern gaseous detectors in mind, 75 
though its flexibility allows targeting any kind of front-end. SRS has two main building blocks:  76 
1. The Front-End Concentrator card (FEC) [7] is a flexible front-end interface and data 77 
concentrator. This 6U-height FPGA-based card processes data coming from edge-78 
mounted add-in cards. A variety of add-in cards exist with ADC channels, LVDS 79 
interfaces, or more specific front-ends like APV25, Beetle, VFAT or VMM2 ASICs. In 80 
the front panel, a number of connectors provide power, two SFP+ transceivers (usually 81 
Gbit Ethernet), NIM I/O and auxiliary RJ-45 sockets. The later allow implementing 82 
custom links [8] named DTCC carrying clock, slow controls, trigger and data over 83 
copper. 84 
2. The Scalable Readout Unit (SRU) is a second data concentrator stage intended for 85 
larger scale applications.  86 
Both modules are based on FPGA and can interface a DAQ PC farm via GbE links, thus 87 
reducing the DAQ and trigger systems to a network-based architecture. Many research 88 
institutions worldwide have successfully used SRS, including our first detector prototype 89 
(NEXT-DEMO) [9]. 90 
2. SRS-ATCA implementation 91 
In 2014, SRS was ported to the ATCA (Advanced Telecommunications Computing 92 
Architecture) standard upon agreement with the German company EicSys. The use of certified 93 
crates with built-in and redundant cooling, power and shelf management makes it a more robust 94 
mechanical and electrical solution for prolonged operation in experiments than the original SRS 95 
flavour based on light Eurocard crates. Higher data bandwidth is achieved by replacing the 96 
DTCC link cables with multi-gigabit channels across a full-mesh backplane, enabling 10 Gb/s 97 
I/O through the RTM and using faster FPGA and memory. 98 
Figure 1 shows a picture of the 2-slot ACTA chassis provided by EicSys that has been 99 
used in the first tests of the NEXT-NEW experiment. 100 
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Figure 1. A two-slot ATCA chassis used in initial tests. 101 
Figure 2. ATCA FEC module (2015 version). 102 
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The ATCA-FEC carrier (figure 2) has two Xilinx Virtex-6 FPGAs (XC6VLX240T-103 
1ff1156) and a DDR3 SO-DIMM memory module for each FPGA. The two FPGAs are 104 
interconnected via high-speed links. A third FPGA, a Spartan-6, is used for board management 105 
purposes. Two on-board custom mezzanine connectors provide I/O flexibility for a wide range 106 
of front ends. Two mezzanine models exist with 24 ADC channels (12 bit, up to 60 MSa/s) and 107 
12 DTCC links on HDMI connectors to interface digital front ends. In-design mezzanines 108 
include multi-gigabit optical transceivers with FPGAs. The ATCA-FEC is functionally 109 
equivalent to 2 “classic” FEC modules. SRS-ATCA includes rear transition modules (RTM) for 110 
multiple GbE, 10 GbE and other I/O connectivity. ATCA backplanes exist with full mesh and 111 
star topologies, using 10 Gb/s channels. 112 
Besides NEXT-NEW, another application for SRS-ATCA is the micromegas detector 113 
readout for the upgrade of the ATLAS muon spectrometer [10]. 114 
3. DAQ and trigger requirements in the NEXT-NEW detector 115 
NEXT [11] is an underground experiment aimed at searching for neutrinoless double-beta decay 116 
that combines an excellent energy resolution with tracking capabilities merging PMTs and 117 
SiPMs. NEXT-DEMO, a small-scale demonstrator, was read out using classical SRS. NEXT 118 
has adopted SRS-ATCA for its first stage, called NEXT-NEW. This detector (figure 3) is a half 119 
scale of the final detector and it will be installed in the Canfranc Underground Laboratory 120 
(LSC) using the same platform, gas system and external shielding. 121 
Figure 3. The NEW detector at Canfranc Underground Laboratory (LSC). 122 
The detector is a time-projection chamber filled with 10 kg of 
136
Xe gas at 15 bar. 123 
Electrons from double-beta decays will drift towards the anode end cap under the effect of an 124 
electric field, ionizing other atoms in their movement. Close to the anode, electrons are further 125 
accelerated by an additional electric field to produce electroluminescence.  126 
Light received in an array of 1,800 SiPMs in the anode (tracking plane) is used to 127 
reconstruct electron tracks in order to reject background events. SiPM sensors are laid out with 128 
a 1-cm pitch and grouped in twenty-eight 8x8 arrays. Front-end boards [12] integrate and 129 
digitize (12 bit, 1 MSa/s) 64 channels, resulting in approx. 1 Mb of data per event per front-end 130 
 
 
– 5 – 
board, taking into account the framing overhead. For 28 front-end boards, 1 ms events and a 10 131 
Hz trigger rate, the SiPM tracking partition generates 35 MByte/s in raw data mode. 132 
Light produced by electroluminescence is reflected to the energy plane in the cathode end 133 
cap where and array of 12 PMTs is used to measure the energy of the event with a resolution 134 
better than 1%. PMTs also sense the initial scintillation light produced in the double-beta decay, 135 
giving a timestamp and a z-coordinate for the event. PMT signals are digitized at 40 MSa/s, 12 136 
bit. Once digitized and framed, this produces approximately 10 MByte/s for the 12 PMTs at a 137 
10 Hz rate. 138 
Dead time must be minimized, suggesting the use of double buffers. These are 139 
implemented in the SiPM front-end boards for the tracking plane partition, and in the ATCA-140 
FEC’s DDR3 memory in the case of the energy plane partition. Events are configurable in 141 
length up to 3.2 ms, with a nominal value of 1.6 ms. NEXT-NEW is expected to operate at a 10 142 
Hz trigger rate produced by background events.  143 
Three different DAQ modes must be supported: (1) raw data mode, (2) Normal Mode 1 144 
(“normal events” are sent zero-suppressed, and “interesting events” are sent in raw mode) and 145 
(3) Normal Mode 2 (similar to Normal Mode 1, but the double buffer –and thus the dead time 146 
reduction- is only used for “interesting events”). 147 
The trigger algorithm [13] must combine information from the first scintillation light as 148 
well as from the early total event energy estimation. A trigger is generated if (1) a defined 149 
number of PMTs have detected at least a certain number of scintillation photons within a 150 
defined time window, and (2) some time after the scintillation, the estimated total integrated 151 
energy in a defined time window is within certain upper and lower bounds. All thresholds and 152 
levels must be configurable. The trigger algorithm must be implemented on FPGA. 153 
4. Readout and DAQ Architecture for NEXT-NEW 154 
Reading out the 28 SiPM front-end boards in the tracking plane partition requires one and a half 155 
ATCA-FECs and a total of three digital interface mezzanines (each one having 12 DTCC 156 
interfaces over HDMI). Front-end boards work in free-running mode, storing data continuously 157 
in a circular buffer. Data are only sent to the ATCA-FEC modules when a timestamped trigger 158 
is received. 159 
The energy plane (12 PMTs) is read out with a single 24-channel ADC mezzanine plugged 160 
onto half ATCA-FEC module, which sends trigger candidates based on early energy estimations 161 
to another half ATCA-FEC (used as trigger module). As a result, three ATCA-FECs are needed 162 
to read out the detector’s energy and tracking planes and implement the trigger algorithm. Each 163 
ATCA-FEC interfaces a DAQ PC via 4 Gigabit Ethernet optical links. 164 
Communication between the trigger module (half ATCA-FEC) and the other DAQ 165 
modules should normally make use of high-speed channels in the backplane, be it star or full 166 
mesh (both are valid for our application). Implementing the DTCC functionalities in these 167 
channels would efficiently address clock, trigger, slow controls and data (trigger candidates) 168 
distribution. In an initial stage of operation, in order to ease the porting of the firmware from 169 
“classical” SRS to SRS-ATCA, a digital interface mezzanine will be used to create DTCC links 170 
over HDMI, which connect to DTCC HDMI sockets in the RTMs in the ATCA-FECs. This 171 
mimics the solution used in NEXT-DEMO. A NIM input in the RTM module allows external 172 
triggers if needed. 173 
The DAQ PC farm comprises three local data concentrator PCs (each connected to an 174 
ATCA-FEC via 4 Gigabit Ethernet optical links), two global data concentrator PCs (for event 175 
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buiding) and a storage PC (equipping a number of hard disks). A Gigabit Ethernet switch 176 
interconnects these six PCs. A complete scheme of the NEXT-NEW DAQ and trigger system is 177 
shown in figure 4. 178 
Figure 4. NEXT-NEW DAQ and trigger system architecture. 179 
In a first step, the NEXT-NEW detector, readout and DAQ system, only for the energy 180 
plane, was installed and tested at the Canfranc Underground Laboratory during September 2015 181 
(see figure 5). The complete system described in figure 4 has been already successfully 182 
validated in laboratory. Installation and initial operation with the NEXT-NEW detector in the 183 
Canfranc Underground Laboratory (LSC) is scheduled for November 2015. 184 
5. Conclusions 185 
SRS, in its “classic” flavour, is a successful DAQ and trigger solution for our first prototype 186 
NEXT-DEMO as well as for many other applications in the CERN RD51 community. Long-187 
term operation of NEXT-NEW and the final NEXT detector in an underground laboratory poses 188 
more stringent demands on reliability and performance. Porting SRS to the ATCA standard, 189 
using the same key technologies (same FPGAs, functional blocks and protocols), provides an 190 
adequate upgrade for the hardware with the additional benefit of an easy migration path for the 191 
firmware. 192 
The complete readout, DAQ and trigger system has been validated in laboratory prior to 193 
installation in the underground laboratory in November 2015. As early users, we had access to a 194 
beta version of the ATCA-FEC module and helped to identify minor design bugs in the course 195 
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Figure 5. NEXT-NEW detector, readout and DAQ system installation in the Canfranc Underground 198 
Laboratory. 199 
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